Using Multiple Modules in Verilog
14:20
YouTubeDerek Johnston
Using Multiple Modules in Verilog
Often times, it is better to compose a sophisticated design from a series of smaller, testable, components. In this video, we will look at the basic syntax for creating and implementing smaller, reusable logic modules to create a larger, more complex implementation. To accomplish this, we will use the case of creating a 2-to-4 Line Decoder.
33.8K viewsMar 24, 2020
Verilog Basics
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
YouTubeExplore VLSI
75K viewsMar 9, 2025
(Sponsored) FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109
28:41
(Sponsored) FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109
YouTubePhil’s Lab
119.8K viewsMay 31, 2023
Verilog Basics - STRUCTURE of a Verilog Module | Starting out in Hardware Description Language (HDL)
10:01
Verilog Basics - STRUCTURE of a Verilog Module | Starting out in Hardware Description Language (HDL)
YouTubeVisual Electric
8.3K viewsMay 5, 2020
Top videos
Verilog Coding of Gate Level Design | Gate Level Design in ModelSim | Verilog Tutorial
9:35
Verilog Coding of Gate Level Design | Gate Level Design in ModelSim | Verilog Tutorial
YouTubeElectro DeCODE
35.9K viewsOct 15, 2020
AND Gate | Gate Level Verilog Code in Vivado | Complete Video
10:48
AND Gate | Gate Level Verilog Code in Vivado | Complete Video
YouTubeTeaching Mentor
504 viewsOct 4, 2024
Lecture 2: Implementing Logic Gates in Verilog
31:49
Lecture 2: Implementing Logic Gates in Verilog
YouTubeRISC-V: From Transistors to
6.1K viewsOct 29, 2022
Verilog Examples
Verilog Code for D Flip Flop with Testbench | Sequential Circuits | Vivado Simulator
29:46
Verilog Code for D Flip Flop with Testbench | Sequential Circuits | Vivado Simulator
YouTubeElectro DeCODE
27.2K viewsNov 25, 2020
#10 How to write verilog code using structural modeling || explained with different Coding style
19:55
#10 How to write verilog code using structural modeling || explained with different Coding style
YouTubeComponent Byte
38.4K viewsJun 24, 2020
Simulating Verilog Designs in Quartus and Modelsim using Testbenches - Essential design flow.
25:06
Simulating Verilog Designs in Quartus and Modelsim using Testbenches - Essential design flow.
YouTubeVisual Electric
8.4K viewsSep 24, 2020
Verilog Coding of Gate Level Design | Gate Level Design in ModelSim | Verilog Tutorial
9:35
Verilog Coding of Gate Level Design | Gate Level Design in ModelSim | …
35.9K viewsOct 15, 2020
YouTubeElectro DeCODE
AND Gate | Gate Level Verilog Code in Vivado | Complete Video
10:48
AND Gate | Gate Level Verilog Code in Vivado | Complete Video
504 viewsOct 4, 2024
YouTubeTeaching Mentor
Lecture 2: Implementing Logic Gates in Verilog
31:49
Lecture 2: Implementing Logic Gates in Verilog
6.1K viewsOct 29, 2022
YouTubeRISC-V: From Transistors to AI
Design Logic Gates in Verilog using Xilinx ISE Simulator
13:52
Design Logic Gates in Verilog using Xilinx ISE Simulator
8K viewsFeb 11, 2018
YouTubeSusa Learning
Basic Logic Gates Using Verilog
4:19
Basic Logic Gates Using Verilog
34.3K viewsDec 30, 2015
YouTubeVHDL Language
Logic Gates (AND, OR, NAND, NOR, XOR, XNOR) in Verilog | Testbench & ModelSim Simulation
17:16
Logic Gates (AND, OR, NAND, NOR, XOR, XNOR) in Verilog | Testbenc…
2.2K viewsApr 24, 2023
YouTubeVLSI-LEARNINGS
How to program And Gate in Verilog HDL programming using ModelSim
4:48
How to program And Gate in Verilog HDL programming using ModelSim
2K viewsDec 17, 2020
YouTubeECTE- Laboratory
20:04
AND, OR, gates Implementation with VIVADO Verilog BASYS3
5.2K viewsMar 27, 2022
YouTubeDr.mussaab ALSHBIB
28:41
(Sponsored) FPGA Design Tutorial (Verilog, Simulation, Implementati…
119.8K viewsMay 31, 2023
YouTubePhil’s Lab
11:42
AND Gate verilog simulation using Modelsim
851 views5 months ago
YouTubeMicro Talks
20:44
Introduction to FPGA Part 3 - Getting Started with Verilog | Digi …
91.6K viewsNov 22, 2021
YouTubeDigiKey
13:11
Verilog code for gates and test bench to verify the gate functionality
10.6K viewsAug 25, 2020
YouTubeVLSI-LEARNINGS
16:35
Introduction to FPGA Part 6 - Verilog Modules and Parameters | Digi-Ke…
27.3K viewsDec 13, 2021
YouTubeDigiKey
15:16
Multiplexer - Verilog Code on EDA playground|Switch level & Gate le…
3.7K viewsJun 5, 2021
YouTubePlanetSkillzz
4:26
AND Gate in Xilinx using Verilog/VHDL | VLSI by Engineerin…
11.5K viewsDec 7, 2020
YouTubeEngineering Funda
8:49
Verilog for Beginners: build basic logic gates on FPGA (with testben…
743 views10 months ago
YouTubeSly Fox electronics
0:23
Verilog for Beginners: build basic logic gates on FPGA (with testben…
11.3K views10 months ago
YouTubeSly Fox electronics
10:25
Lesson 3 - Multiple Input Gates in Verilog and VHDL
95.5K viewsOct 22, 2012
YouTubeLBEbooks
9:50
System Verilog tutorial | Combinational logic design codin…
7.8K viewsMar 20, 2022
YouTubesystem verilog
29:30
and gate verilog code | gate level modelling | data flow modelling | b…
9.6K viewsMay 16, 2021
YouTubeMaharshi Sanand Yadav T
7:25
Modelsim tutorial 5: Verilog code for an Logic gates circuit and its test …
2.9K viewsMay 30, 2022
YouTubeCircuit Generator
24:18
Design of NOT, NAND & NOR Gates in Verilog Using Xilinx ISE.
21.2K viewsJan 4, 2021
YouTubeDr.HariPrasad Naik Bhattu
8:47
Verilog code for AND gates in Xilinx, Verilog basics, AND gate, Xilinx T…
4.8K viewsMar 25, 2023
YouTubeECE Engineering Prof Raju
16:04
#6 Module and port declaration in verilog | verilog programming basi…
26.4K viewsJun 18, 2020
YouTubeComponent Byte
22:04
First code in Verilog|Module and Port Declarations|Gate Models|Ver…
8.5K viewsAug 18, 2020
YouTubeVipin Kizheppatt
verilog code for exor gate using nand gate | Structural Modelling st…
4K viewsDec 20, 2020
YouTubeAnand Raj
14:49
Design NAND, NOR, XOR, XNOR Gate in Verilog using Xilinx ISE
6.6K viewsNov 29, 2016
YouTubeKoray Koca
14:16
Write, Compile, and Simulate a Verilog model using ModelSim
306.5K viewsAug 31, 2013
YouTubeStudyvite
12:48
Gate Level Modeling | #11 | Verilog in English | VLSI Point
49.4K viewsSep 15, 2021
YouTubeVLSI POINT
See more videos
Static thumbnail place holder